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1.1 Motivation
Up until a few years ago, the main technology for highspeed digital systemswas emitter
coupled logic (ECL). However, as the gate length in Complementary Metal Oxide silicon
(CMOS) technology is scaling down, CMOS circuitsare able to attain comparable speed
performances on chip. However, one of the bottlenecks which prevents the full utilization
of its on chip high speed has been the design and operation of offchip drivers. Thereare
several constraints which limit the performance of the offchip output drivers suchas elec-
trostatic discharge (ESD) protection requirement, power bus noise reduction, andpower
consumption reduction. Therefore the design of these offchip drivers must be ableto ad-
dress these problems and at the same time be able to achieve the desired high speed. More-
over, since newly designed CMOS components are used to replace ECL components in
highperformance systems, these CMOS chips must be designed to be ECL compatibleso
that they can communicate with other ECL ports (e.g. ECL memory) ina system environ-
ment. This means that extra circuitry is required to convert CMOSlevel internal signals
into ECLlevel output signals and viceverse. Since ECL logic swing is smaller than CMOS
logic swing, reduction of power bus noise iseven more important. Therefore there is a need
to design high speed and low supply/ground noise ECL compatible CMOS buffers for the
purpose of offchip drivers.
1.2 The Buffering Problem
As the gate length in CMOS is scaled down,we are able to pack more devices onto a single
chip. This high integration device leads to the need forvery high pin counts [1]. Since inter-
nal signals are weak compare to the external loads contributed by packaging and printed2
circuit board, drivers (or buffers) are usually used to amplify these signalsso that they are
able to drive offchip loads. (It is worth noting that onchip buffering pose a similar prob-
lem. In designing complex circuits, it happensvery often that a signal has to drive a large
fanouts and hence a large load. Typical examples are buses, clock and controls.) These
buffers usually have much larger sized devices so that they may provide the large current
necessary to drive the loads. Even though CMOS has little or no static current from supply
to ground, however every time a CMOS gate changes its state, either a current flows from
the supply to the load or a current flows from the load to the ground (caused by charging
or discharging the load). This dynamic current flow causes a spike on the supply or ground
voltage due to parasitic inductance and capacitance of the package. This problem is accumu-
lative when several large buffers switch their states at the same time. As a result, the required
ECLline drive capability (75ohm/14mA) and the reduction of supply and ground bounce
noise generated by many drivers switching at the same time are the main obstacles for the
design of high performance CMOSECL interface circuitry.
1.3 The Approach
The supply or ground bounce noise is known as the simultaneously switching noise (or di/dt
noise). It is resulted from rapid current change that these drivers conduct which generates
a voltage across the parasitic inductance of the package consisting of the bonding and pack-
age lead wiring that connects the chip to one of the power supplies (Vdd or Vss). This noise
can create a false signal and cause spurious switching. In order to avoid logic errors, a widely
used solution to reduce power supply bounce is to have multiple supply and ground pins.
With multiple power pins the parasitic inductance attributed by the package pin is reduced.
For example, the new Intel i860 XP RISC microprocessor chip has 55 Vcc and 55 Vss pins
[1] which amounts to more than 25% of the total available pins. The newly released DEC3
ALPHA RISC processor chip has 70 Vdd and 70 Vss pins [2] which amounts tomore than
32% of the total available pin counts. The main disadvantage of using this methodto reduce
supply bounce is that it significantly reduces the number of usable pins for signals. Since
the power supply bounce is contributed by the rate current changes ina short period of time,
another approach used to reduce the power supply bounce is to prolong the rise time and
the fall time of the signal. Gabara and Thompson [3] designed a novel circuit whichuses
process dependent voltage source to regulate the charge/discharge rate of the buffer. How-
ever, due to the highfrequency required by the stateofart computer chips, there is limit
as how much we can prolong the rise time and fall time. Moreover, even with the prolonged
rise time and fall time, because of the large current change, the voltage bounce is still signifi-
cant. Fortunately, there is another way to reduce the power supply noise. To explain this fur-
ther we consider a particular pin which is to be switched from low to high or high to low.
From the Kirchoff's current law we know that
dV Z1V > "L dt
AL=
CLdt
(1)
In order to swing a signal from rail to rail given a capacitive load ina given time (either rise
or fall time), there will be a current spike from the supply pin. We also know that if a parasitic
inductance L is presented at this supply pin, this change of current from (1) willcause a volt-
age change to the supply voltage since again from Kirchoff's current law:
dl AI V = L Vnoise
dt
=',parasiticd triseor fall time
(2)
Therefore to reduce the supply noise (Vnoise)we can either reduce the 'parasitic or increase
At. As we have mentioned before these two methods have been used. From (2)we see that
a reduction hid/ will result in a reduction of 17,,ise. That is, by reducing the value dill, we
can also reduce the supply noise. Considering some of the problems facing the other two
methods, we believe the third method deserve a closer look. Since the current requiredto4
drive the loads can not be reduced (otherwisewe will not satisfy the speed requirement),
we can only reduce the amount of actual current change in the supply pin due to logic state
change. Therefore the solution must be a circuit solution.
1.4 Summary of the Thesis
This thesis describes a new CMOS output buffer whichcan generate ECL logic levels with
lower power supply noise by keeping the total current come from thepower and goes to the
ground constant at the switching time. This circuit may be realized in any typical digital
CMOS/Bulk technology without any extra special processing. There are five chapters in this
thesis. In chapter 2 we give a summary of some techniques used currently by the industry
to reduce the power supply noise. In chapter 3 we describe the new buffer proposed. In the
same chapter we present the detail circuit design and analysis why it is low in supply noise.
In Chapter 4 a summery of the simulation results is given. In thesame chapter we also pres-
ent the comparison with other published low noise buffer structures. We conclude this thesis
and propose possible future work in the final chapter.Chapter 2. Noise Reduction
2.1 Introduction
5
With shrinking physical dimension and increasing circuit speed, communicating with the
outside world is one of the toughest task to design. First of all, the number of connections
going off chip is approximately proportional to the complexity of circuitry on the chip. This
relationship is expressed by the empirical formula Rent's rule. This rule relates the number
of input and output pins required with the complexity ofa given integrated circuit as mea-
sured by the number of equivalent gates.
P = K GP (3)
where K is the average number of I/0's per equivalent gate, G is the number of gates,p is
the Rent exponent and P is the number of I/O pins of a chip. From empirical data,p is nor-
mally valued from 0.5 to 1 depending on the circuit organization and the applicationarea.
In the current days technology, chips having more than 300 pinsare common place. This
puts tough requirements on the bonding pad design in terms of noise immunity, since lots
of pads will be switching at the same time each drivinga large capacitive load causing large
transient currents. On the other hand, scaling down of the the technology has reduced the
internal capacitance on the chip, while the offchip load remains roughly the same (20pF
to 50pF). At the same time, as onchip circuit reduces its channel length, the switching
speed is increased. As we have mentioned in the previous chapter, the power supply noise
is known as the simultaneously switching noise. Currently a typical packaging technology
introduces approximately 10nH per pin by the bonding wire and package lead. Assumewe
would like to switch 50 output pins at the same time with rise or fall time (speed) of 5ns.
Assume the logic swing is 1 volt. From equation (1) we derived that the current required
to switch one pin (with 50pF load) by the power supply is roughly 10mA. Substituting this6
current value of 10mA into (2) gives a voltage variance of 20mV per pin. With 50 pins
changing at the same time, power supply will swing as much as 1V which is thesame as
the logic swing! This voltage fluctuation on the supply lines reduces the noise margin and
causes erroneous results. The question then is, how can one reduce the noise introduced by
switching several pins at the same time? As we have already mentioned in chapter 1, in order
to reduce the supply noise(Vnoise)we can either reduce theLparasiticor increase At or reduce
AL This thesis will examine the approach of reducing AL As a comparison to this newap-
proach, let us introduce in more detail the other two methods which are used to reduce the
power supply noise.
2.2 Reduce the Parasitic Inductance
The power bus noise which is induced by the parasitic inductance is a build-in noise. This
noise source is affected only by both the fabrication process and packaging technology. A
number of novel packaging technologies (e.g. multi-chip module) are currently emerging,
which help to reduce parasitic inductance and off-chip capacitances as well. However, it
is not the purpose of this thesis to investigate the advancement of fabrication nor packaging
technology. In reducing parasitic inductance, we can only apply straight forward solution
used commonly. The technique describe here is a passive method. According to the elemen-
tary electronic theory, the inductance has the same characteristic as the resistance when con-
necting them in series and in parallel. Using equation to express the equivalent inductance
of connecting two identical inductors together in parallel is L//L= ML This is the main
reason why modern chips have so many ground and power pins. For instance, let's assume
the maximum power noise that the system can tolerate is 0.025 volt. If only one power pin
is used. Because of the current change due to signal switching causes this pin to have a noise
of 0.1 volt. Adding 3 extra power pins to the chip will reduce the effective inductance to
be 1/4 of the inductance of the one power pin setup. This will, then, satisfy the noise require-7
ment imposed by the system. The advantage of this technology is very simple andeasy to
apply. The disadvantage of this technology is alsovery obvious that by adding more supply
pins the number of useful pins is drastically reduced (bothpower and ground).
2.3 Prolong the Rise and Fall Time
The second common solution used to reduce noise is to prolong the rise and fall time of the
signal. This method requires a more complex design to achieve the desired effect. A circuit
diagram is shown in Figure 2.3.1(a) which depicts the model ofan output pin. The output
impedance of the off chip driver is 1 /gm, the device width is chosen to match the output im-
pedance to the transmissionline impedance. A positive signalon the input gate initially
produces half as much signal on the output node connected to thenear end of the transmis-
sion line, with the voltage dividing equally across the offchip driver device and thetrans-
mission line. A 1.2V input swing ina time t produces a 0.6V output swing in the same time
period. This output signal traverses the transmission line ina time period tL and at the unter-
minated far end, according to the electric magnetic theory, the reflect coefficient
c=(ZoZ)/(Zo+Z)=1, causes a reflected wave which doubles the farend signal swing to
1.2V, which also rises in a period t ( following the delay of tL, ). This reflectedwave begins
to arrive at the driver output after a total delay of 24, and adds to the original signal swing.
As the reflected wave is absorbed in the matched driver impedance, the signalat the driver
output rises to the full 1.2V input signal swing. This is because that when the output imped-
ence is the same as the impedence of the transmission line, the reflection coefficient c equals
zero can be derived. The driver current waveform is shown in figure 2.3.1(b). In the initial
period t the current rises up to a value of 0.6V/R and is reduced back tozero when the far
end reflected wave arrives at the driver. ( The transmission line is then fully charged and
the current is zero everywhere on the line.) The inductive ringing of thepower supply is8
closely connected to the rise time t, namely,
VinVtn
Transmission Line
Z0,tL
.1=0
( a )
( b )
Figure 2.3.1 A circuit diagram which reduces the ground bounce by prolong the rise/fall
time (a) Output equivalent circuit (b) timing diagram9
L di/dt =0.6 L / Rt per driver switching. It is advantageous to make t longer to reduce this
inductive ringing. The disadvantage of this technology is that you have to sacrifice the sig-
nal delay time to satisfy the low power supply noise requirement.
According to the analysis above, we feel that these two technology all have some disadvan-
tages and limitations. A new circuit which can overcome these problem by keeping the total
current from the power supply to ground constant is, therefore, proposed and described in
the next chapter.Chapter 3. Proposed Circuit Design
3.1 Introduction
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As discussed, there is a limit as to how much we can prolong the rise time and the fall time
of a circuit because of the system speed requirement. Moreover, there isa price to how many
more extra supply and ground pins we can add to a chip. There is an incentive to investigate
the third method of noise reduction which is to reduce the rate of current change. However,
the amount of current used to charge and discharge external capacitive load determines the
speed of the CMOS circuit. Reducing the absolute current itself is notan acceptable solu-
tion. With less current to charge and discharge the capacitive load,we need more time to
bring the node to the desired output voltage. It reduces the overall speed of the circuit, thus
the speed of the system. A possible remedy is to reduce the rate of current change instead
of decreasing the absolute amount of current flow from the supply and to the ground. That
is, we would like to find circuit structures which instead of havinga dynamic current change
every time the circuit change its state, it will have a constant current flow from the supply
and to the ground. By maintaining a desired constant current which flows from the supply
we can satisfy the overall system speed requirement. Since the current is steered from one
branch to another charging or discharging the node to the desired voltage, the rate ofcurrent
change may be maintained to be constant also causing very little noiseon the supply and
the ground line. This current switching (steering) can be achieved by using a commonana-
log circuit structurethe differential amplifier. The differential amplifier is a voltage con-
trolled voltage source with infinite voltage gain and with zero input admittance as well as
output impedance. It is free of frequency and temperature dependence, distortion, and noise.
It has become a very useful circuit because of its compatibility with integrated circuit
technology. To overcome the problem of noise in the supply and ground lines, a new tech-11
nique which uses a modification of differential amplifier is proposed. This technique ofus-
ing current steering to reduce the power and ground noise is the main contribution of this
thesis.
3.2 The First Approach
The first approach is based on a modified cascode differential amplifier design. As men-
tioned we would like to maintain a constant current flow. This is achieved by steering the
current from one branch to the other branch. As a result the total dynamic current variation
for both supplies is kept constant. As we know from equation (2) that the voltage noise is
proportional to L di/dt. If di is very close to zero, the voltage variance is then eliminated.
The circuit proposed is fully symmetrical, but it is not selfbiased. A total 16 transistors are
needed for each signal. There is some other circuit needed to generate the voltage bias. The
basic operation of this circuit is perhaps most readily understood by following its derivation
from wellknown conventional cascode CMOS amplifier configurations. However,we are
interested in its large signal (DC voltages) behavior instead of the small signal behavior
(AC). We will describe the operation in the following section.
3.2.1 Circuit Description
Figure 3.2.1 illustrates the circuit diagram of this novel circuit. Thereare two similar differ-
ential amplifiers. One of the differential amplifiers is of the Ntype and the other is of the
Ptype. The Ntype differential amplifier hasan Nchannel current bias, a differential pair
of Nchannel devices (M1 and M2) as input stage and two Pchannel transistors (M9 and
M10) as its loads. Similarly the Ptype differential amplifier has a Pchannel current bias,
a differential pair of Pchannel devices (M3 and M4) as input stage and two Nchannel tran-
sistors (M11 and M12) as its loads.12
Figure 3.2.1 CMOS OCD Buffer circuit (Approach#1)13
There are two output stages one for the true and the other for the complement output. Each
output stage consists of one Pchannel device and one Nchannel device. Pchannel de-
vices of the two output stages are connected to the Ntype differential pair while the N de-
vices are connected to the Ptype. When the input voltage is at logic 0 (low voltage), the
complement of input is at logic 1. Therefore, transistors M1 (Nchannel) and M4 (Pchan-
nel) are OFF, while M2 (Nchannel) and M3 (Pchannel) are ON. There will be more cur-
rent flowing through the right branch of the Ntype differential pair, while there will be
more current flowing through the left branch of the Ptype differential pair. Thus, transis-
tors M6 and M7 are ON, while transistors M5 and M8 are OFF. Therefore the output is dis-
charged to logic low (0), while its complement is charged to logic high (1). Visversa, if the
input signal is at logic high (1), the opposite will happen. M2 and M3 are OFF while M1
and M3 are ON. Thus, transistors M6 and M7 are OFF, while transistors M5 and M8 are ON.
Therefore the output is charged to logic high, while its complement is discharged to logic
low. In the following section we will derive the current flow in this circuit structure and
show that the current flowing from the supply and to the ground is indeed constant.
3.2.2 Current Derivation
As we mentioned, there are two differential amplifiers of the opposite types. Refer to the
notation in. Figure 3.2.1. We know each of the differential amplifiers must satisfy the follow-
ing current equations:
I refi = ILl+ IR1
I refl =L2 +R2
(4)
(5)14
Moreover, in the circuit depicted, M1, M2, M3 and M4 are current mirrors of M5, M6, M7
and M8 respectively, except that M 1M4 are sized appropriately by y to give enough current
for charging and discharging the external load capacitance.Therefore, the total current
flowing throughout the power supply is:
I totalP = I Ll + I R1 YI Ll + I R1)
+ Iref2 =( 1y ) /reji + I ref2
Also, the total current flowing through all Nchannel devices to ground is:
I total NI L2 + IR2 YI L2 + I R2)
+ I refi = ( 1 + y) I ref2 + Irefi
Since reference currents are constant, from the above two current equations, we conclude
that the circuit will have constant supply and ground current independent of the input (out-
put) swings. As mentioned above, the advantages of this circuit are lower power supply
noise and simple configuration. However, this circuit also has several important disadvan-
tages. One potential problem is their static power consumption. Another critical problem
is their large area occupied by the output transistor. From the voltagecurrent equation of
MOSFET,
Id = KI2(W L)[2(VgsV T)V ds 17,2,s ( Linear ) (8)
(6)
(7)and
15
Id= K /2(W /L)(VgsVT) 2 ( Saturation ) (9)
We know that/c/ is directly proportionalto the W/L. Since the output current required
by the ECL circuit is around 16mA, the size of transistors M1, M2, M3, and M4are all very
large. Achieving this large size on a chip is practically impossible, so that the circuit config-
uration of Fig.3.2.1 is impractical.
3.3 A Modified Design
A modification to the circuit of Figure 3.2.1, however, results in a less transistor number,
completely complementary selfbiased through negative feedback, fully symmetry circuit.
3.3.1 Circuit Description
This modification is illustrated in Figure 3.3.1. In this circuit, the transistors M9, M10,
M11, and M12 in the previous design are eliminated. These transistors were usedas the cur-
rent mirrors. Instead the drain of the transistor Ml is directly connected to the gate of the
transistor M5. Similarly the drain of M2 is connected to the gate of M6, the drain of M3 to
the gate of M7, the drain of M4 to the gate of M8. Previously current mirrors achieved by
transistor pairsM9/M5, M I 0/M6, M 11/M7, and M12/M8 reflecting the signal current
from the drains of Ml, M2, M3, and M4, respectively. By connecting the drain directly to
the respective gates, we would inject these currents directly instead. This results ina circuit
more stable and faster than the design proposed in Figure 3.2.1.16
M1 14 12 M2
refl
Vss
Vdd
IkIref2
14M4
Vin
!
Vss
Figure 3.3.1 CMOS OCD Buffer circuit (Approach#2)17
Also, since the output node is connected to the gate of the transistors M5, M6, M7, and M8,
due to the negative feedback, a number of circuit performancesare improved, such as re-
duced sensitivity of gain to activedevice parameter changes, and the reduction of distortion
because of circuit nonlinearities, etc. Moreover, because all the output transistorsare self
biased through feedback, there is no effect on the output voltage gain by the frequency
change. Furthermore, even though the negative feedback reduces the system gain, this dis-
advantage in the conventional system is a great advantage in this CMOSECL interface. As
the magnitude of the voltage swing is reduced, the desired compatibility with ECL standard
voltage levels is achieved. By reducing the gain, output voltage swing is reduced. This helps
the interfacing problem also.
3.3.2 Current Derivation
Finally, and most importantly, we would like to verify that the total current coming from
the power supply and going to the ground is constant even during the circuit's logic switch-
ing phase. From Fig. 3.3.1 we can derive the following current equations (10)(15) due to
Kirchoff's Law:18
12 + 1 LH = 15
+ 1RH = 16
+ 12 =mil
13 + 14 =Iref2
+ = 18
(10)
(11)
(12)
(13)
( [4)
14+ ILL = 17 (115)
In order to meet ECL specifications, a voltage of 0.9525v anda voltage of 1.715v, which
correspond to a logic " 0 " and a logic " 1 " in ECL, respectively,are supposed be showing
at both buffer output nodes. Because the ECL input impedance is 75 ohms, to match
0.9525v and 1.715v when Vss=-2v, the outputcurrent Ioum and IourR must be 14mA
and 3.8mA respectively. When Vin is high, due to Vdd=3v, Vss=-2v, transistor M3 and M7
are off. So 13=0, I7=0. From Fig.4 we find out that Ioun = ILH +14 =0.014 due to M7 being
off; and IourR= IRH18 =0.0038 due to M3 being off. So the derivation concludes that
ILH =0.014 I4 =0.014Iref2 and TRH =0.0038 +18. Moreover, from equation (10) to (15),
we obtain:
( 15 + I6 )H = h1 + I2 + ILH + 1RH
= I refi + ILH + 1RH (16)
Replace ILA and IRH in the equation (16) with the above derivation conclusions,we obtain:19
( I5 + /6 )H = /refi IRH
=Ire fl+ 0.014/ref2 + 0.0038 + /8
= 0 . 0178 + /8 (17)
if we let Irefi=-Tref2
Similarly, when Vin is low, transistors M4 and Mg are off andwe will obtain:
( 15 + 1 6 )= .0178 -I- 17 (18)
Since both of the output voltage Vout and Vout are fixed at ECL circuit logic level, from
Fig.4 we can figure out that the voltage condition of transistor Mgare Vsource =V011tH Vgate
= VoutH , Vdrain=VSS, when Vin is high and the voltage condition of transistor M7 are Vsource
=Vouti,,Vgate =Vouti, Vdrain=Vss, when Vin is low. Because of the fact that VoutH= Vouti,
,VoutH = VoutL, and size ( W/L ) of M7 and Mgare exactly the same, I7 and I8 are the same
and is equal to a constant, regardless of the state of the input Vin. Thismeans that equation
(8) and (9) are also equal to a constant. The noise inducedon the power supplies by the di/dt
is then eliminated due to 'total =--( IS+ 16 + 'rem )H = constant =( 15 + 16 + Ire f2 )L Also from
the above analysis, since 17 and 18 are constant, wecan say that all the currents going to the
ground are constant too.
3.4 Comparison of the Proposed two Designs
In summary, the circuit configuration of the second approach differs from the originalap-
proach in two important ways:20
(1) the second approach is selfbiased through negative feedback;
(2) the second approach uses the current injection technique rather than
the current mirror technique.
These two differences in the amplifier configuration result in severalperformance enhance-
ments:
(1) less sensitivity of activeregion biasing to variations in processing,
temperature, and power supply;
(2) capability of supplying switching currents thatare significantly
greater than the quiescent bias current;
(3) reduction of the transistor numbers and area.
Table 3.4.1 tabulates some physical differences between thesetwo approaches. The first col-
umn summarizes the total number of transistors required to implement these two designs.
The second column indicates the transistor sizes for theoutput stages. The third column lists
the required power supply voltage. The first design hasone advantage over the second de-
sign. It requires the typical CMOSpower supply (0 and 5 V) only while the second design
needs extra supply voltages. However,we see that the second design definitely has a better
performance cost ratio.21
Table 3.4.1
Comparison of Approach #1 and Approach #2
# of transistor driving transistor
size (W/L) in mi-
crons
power supply
voltage re-
quired
PMOS900/1
5/0V Approach #1 16
NMOS300/1
NMOS90/1
Approach #2 8 3/-2V
PMOS20/1Chapter 4. Simulation and Implementation
4.1 Introduction
22
It is a common practice for the circuit designers to simulatea particular design using a circuit
simulator first. A widely used program is SPICE. SPICE isa generalpurpose circuit simu-
lation program for circuit analysis. In this thesisa commercial verson of the original SPICE,
namely HSPICE is used exclusively. Models used to describe the MOSFET devicesare ac-
quired from MOSIS (MetalOxide Silicon Implementation System) Service. Theyare
listed in the Appendix.
4.2 SPICE simulation
The circuit has been extensively simulated using HSPICE. Theoutput buffer is loaded by
a 75 ohms lossy transmission line with 1 ns propagation delay and 1 pf distributed capaci-
tance. All the simulations were performed under typical conditions of Vdd=3V, Vss=-2V,
and temperature of 25 degree with 1 um CMOSprocess parameters. The simulation results
of the different frequencies are listed in Table 4.2.1 and the waveformsat the ends of the
line are shown in Fig.4.2.1, Fig.4.2.2 and Fig4.2.3 respectively. The maximum simulated
speed performance of the proposed buffer for input signals between OV-3V is 400 MHz,
which is comparable and better to the recently publishedstructures of the similar design [3]
[4] [5]. The rise and fall times reaching the minimum ECL levelsare 0.31ns and 0.38ns re-
spectively. This is a factor of 1.75 faster than the references provided above. Asummary
of comparison is listed in Table 4.2.2. The measuredoutput levels of this buffer are 1.73V
and 0.94V for the ECL low level and high level, respectively. Even with input voltages
of less then 500mV, the circuit was able to distinguish the difference and producedthe cor-
rect logic as required.23
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Table 4.2.1
Simulated Performance of the OCD Buffer
Circuit performance Units
CMOSECL
OUTPUT signal levels
HSPICE 0.94/-1.73 V
RISE Time
HSPICE 0.31 ns
FALL Time
HSPICE 0.38 ns27
Table 4.2.2
Comparison to Other Recently Published
CMOSECL Structures
Circuit
Performance
ref [3]ref [4] ref [5] Units
Process 1 0.9 1.2 0.25 um
Power supply2/3 2/3 0/5 0/2.5 V
Performances
Rise time 0.31 1.23 0.54 2.0 ns
Fall time 0.38 1.14 0.49 1.9 ns28
4.3 Comparison
The simulations of the novel buffer current waveform from 50MHzto 400MHz are shown
in Fig.4.3.1, Fig.4.3.2 and Fig.4.3.3. The calculated maximum dildt noiseis 0 mA/ns. This
is about a factor of 10 smaller than the conventional full swing driver of[6]. In comparison,
a conventional driver made out of a chain of inverters induces much more voltage variance
on the power bus. Fig.4.3.4 shows the power supply noises as predicted by HSPICE be-
tween the new driver and the conventional one. This new circuit offersa solution to the off
chip driver noise problem, incurred with the conventional fullswing designas the number
of I/O drivers that switch simultaneously increase, without sacrificing signal delay.
Standby power dissipation of the reducedpower supply noise driver is 32mW using the
newest litm technology available from MOSIS. Even though this is a known disadvantage
of this circuit, we felt it is a tradeoffwe have to make to reduce the power supply noise.
4.4 Layout
The layout of this output buffer is designed. The output of the buffer is attachedto a bond
pad with glass openning to whicha bond wire can be attached. This bond pad is usually of
the order of 100Am by 100Am. As large transistorsare typically used and I/O currents are
high, the susceptibility to latchup is highest also in I/Ostructures. To prevent this problem
a guard rings tied to the supply rails to separate N and Ptransistors is applied. A main tech-
nique used in laying out this circuit is thatwe design the differential pair fully symmetry.
All the input devices and their loadswere placed side by side, with identical geometries in-
cluding connecting lines. Because of the heat source(highcurrent output), the matched ele-
ments were located symmetrically with respect to it, to makesure matched temperatures.
This strategy helps reducing the sensitivity of the circuitto variations in processing and sup-
ply. Figure 4.4.1 ,shows the circuit layout.29
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Figure 4.4.1 The layout of new circuit34
43 Summary
Our second approach achieves the mainpurpose of this circuit design. The simulation re-
sults show that the circuit works very well. Inspite ofpower consumption, the lowest power
noise displayed by this circuit isvery attractive for the future high precision circuit designs.Chapter 5. Conclusion
5.1 Summary
35
The original goal of this research was to designa CMOS output buffer which is capable of
driving ECL compatible parts with low supply noise. The first stepwe took was to examine
the cause of supply noise by the buffers in a chip. From equations (1) and (2)we found three
parametersthe parasitic inductance, the transient time, and the rate of current change,
which contribute to the supply noise. Literature search suggested that reducing the firstpa-
rameter and the careful controlling of the second have been reported and commonly used.
We believe there is no known design utilizing the reduction of the thirdparameter. There-
fore, instead of investigating more on the known methodswe looked into reducing noise
by reducing the third contributing parameter, namely the rate of current change. Since the
amount of current determines the speed of the circuit, we would like to maintain the absolute
amount of current while minimizing only the rate of current change. With this requirement
we found that the differential structure used in analog circuit design to be useful. Our first
attempt utilize two opposite type modified differential amplifiers. We utilized the large sig-
nal property of these two amplifiers to balance the current flow. The end result isa design
which has very little current rate change. However, the cost of this design is quite large. Not
only it needs quite a few number of transistors, the sizes of the last stagesare large also. This
makes the design impractical in a chip which demandsarea. Further modification, therefore,
was done to the first design to yield our second circuit structure. This structure uses self
biasing techniques as well as feedback to reduce the overall hardwarecost. Again this design
is shown to have a very low supply noise. However,one possible draw back is that the power
supply voltages needed for this design is different froma typical CMOS digital circuit pow-
er supply voltage. Extra pins are necessary for these different voltages.36
5.2 Possible Future Work
Our second design achieves the mainpurpose of the original goal of this research. Simula-
tion results show that the circuit works well and it introducesvery little noise to the supply
line. But since the circuit performance dependson the accuracy of the current source and
the match of the symmetry transistors, the fabrication technology will be the critical point
of this design. More effort could be put into the investigation reducing the circuit's sensitiv-
ity to fabricating process parameters. Also, because the skew between IN and IN is critical
to this offchip driver for high frequency operation, specially crafted circuits which
matched the delay and skew of input signal and its complementare needed to generate IN
and IN. Moreover, research should be performed tosee if there is a possible circuit structure
which does not require extra supply voltages.37
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APPENDIX : SPICE Deck Used for Simulation
* New version motified from version3, current inject directly
* Ndiff amp
V1p1 1 25 0
V1p2 1 26 0
M5 3 2 25 25 P L=1 W=90 PD=100 PS=100 AS=450AD=450
M6 2 3 26 26 P L=1 W=90 PD=100 PS=100 AS=450 AD=450
M1 2 4 6 6 N L=1 W=20 PD=30 PS=30 AS=100 AD=100
M2 3 5 6 6 N L=1 W=20 PD=30 PS=30 AS=100 AD=100
* current source
Ire! 6 100 6ma
*M9 12 12 100 100 N L=1 W=10 PD=20 PS=20 AS=50 AD=50
*M10 60 12 100 100 N L=1 W=20 PD=30 PS=30 AS=100 AD=100
Vcsn 60 6 0
*Pdill amp
* current source
Vcsp 1770
*M11 13 13 1 1 P L=1 W=22 PS=32 PD=32 AS=110 AD=110
*M12 17 13 1 1 P L=1 W=90 PD=258 PS=100 AS=450 AD=450
Iref2 1 17 6ma
M3 2 4 7 7 P L=1 W=90 PD=100 PS=100 AS=450 AD=450
M4 3 5 7 7 P L=1 W=90 PD=100 PS=100 AS=450 AD=450
*
M7 3 2 100 100 N L=1 W=20 PD=30 PS=30 AS=100 AD=100
M8 2 3 100 100 N L=1 W=20 PD=30 PS=30 AS=100 AD=100
*Input inverter
*M14 5 4 1 1 P L=1 W=32 PD=42 PS=42 AS=160 AD=160
*M15 5 4 100 100 N L=1 W=8 PD=18 PS=18 AS=40 AD=40
*M16 4 21 1 1 P L=1 W=32 PD=42 PS=42 AS=160 AD=160
*M17 4 21 100 100 N L=1 W=8 PD=18 PS=18 AS=40 AD=40
*M18 21 201 1 P L=1 W=96 PD=106 PS=106 AS=480 AD=480
*M19 21 20 100 100 N L=1 W=24 PD=34 PS=34 AS=120 AD=120
*Cext1 2 105 1pf
Cext2 3 105 1pf
*L1 2 14 5nh
*12 3 16 5nh
T1 2 105 15 105 Z0=75 TD=lns
T2 3 105 18 105 Z0=75 TD=1ns
R1 15 105 75
R2 18 105 75
*input
vin1 4 0 pulse (3 0 2ns 0.25ns 0.25ns 2.5ns 5ns)
vin2 5 0 pulse (0 3 2ns 0.25ns 0.25ns 2.5ns 5ns)40
*vgnd 100 0 2
vegnd 105 0 2
vdd 101 1 0
vdc 101 0 3
.inc hdr
.tran 0.01ns 2Ons
.print tran v(3) v(2) v(6) v(7) v(4) v(5)
.print tran i(vdd) i(vgnd) i(M1) i(M2) i(M3) i(M4) i(M5)i(M6)
+ i(M7) i(M6) i(M9) i(M10) i(M11) i(M12)
.options post
.end